October 1996 Revised December 2003

# 74LVX112 Low Voltage Dual J-K Flip-Flops with Preset and Clear

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The LVX112 is a dual J-K Flip-Flop where each flip-flop has independent inputs (J, K, PRESET, CLEAR, and CLOCK) and outputs (Q,  $\overline{Q}$ ). These devices are edge sensitive and change states synchronously on the negative going transition of the clock pulse. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. Clear and Preset are independent of the clock and are accomplished by a low logic level on the corresponding input. The J and K inputs can change when the clock is in

either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock.

The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

#### **Features**


- Input voltage level translation from 5V–3V
- Ideal for low power/low noise 3.3V applications

## **Ordering Code:**

Order Number	Package Number	Package Description
74LVX112M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVX112SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX112MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> CLK <sub>1</sub> , CLK <sub>2</sub>	Clock Pulse Inputs (Active Falling edge)
$CLR_1, CLR_2$	Direct Clear Inputs (Active LOW)
PR <sub>1</sub> , PR <sub>2</sub>	Direct Preset Inputs (Active LOW)
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	

# Truth Table


74LVX112

	Ir	Outputs				
PR CLR CP J K					Q	Q
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	х	L	н
L	L	Х	Х	х	н	н
н	н	$\sim$	h	h	$\overline{Q}_0$	$Q_0$
н	н	$\sim$	Ι	h	L	н
н	н	$\sim$	h	Ι	н	L
н	н	$\sim$	Ι	Ι	$Q_0$	$\overline{Q}_0$

H (h) = HIGH Voltage Level L (l) = LOW Voltage Level X = Immaterial  $\checkmark$  = HIGH-to-LOW Clock Transition  $Q_0$  ( $\overline{q}_0$ ) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

## Logic Diagram



## Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_{I} = -0.5V$	–20 mA
DC Input Voltage (VI)	-0.5V to 7V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}^{} + 0.5V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	±25 mA
DC V <sub>CC</sub> or Ground Current	
(I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation	180 mW

#### Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to 5.5V
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time ( $\Delta t/\Delta V$ )	0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

Symbol	Parameter	Vcc		T <sub>A</sub> = +25°C	;	$\textbf{T}_{\textbf{A}} = -40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$		Units	Conditions	
Cymbol			Min	Тур	Max	Min	Max	onno	Contaitions	
V <sub>IH</sub>	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
VIL	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IL} \text{ or } V_{IH}$	$I_{OH}=-50~\mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V		$I_{OH}=-50\;\mu A$
		3.0	2.58			2.48				$I_{OH} = -4 \text{ mA}$
V <sub>OL</sub>	Low Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IL} \text{ or } V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V		$I_{OL} = 50 \ \mu A$
		3.0			0.36		0.44			$I_{OL} = 4 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	3.6			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	3.6			2.0		20.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND	

www.fairchildsemi.com

$\mathbf{n}$
<b>~</b>
<b>~</b>
×
S
<b>_</b>
<b>#</b>
2

## AC Electrical Characteristics

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$			$T_A = -40^\circ$	C to +85°C	Units	C <sub>L</sub> (pF)
Symbol		(V)	Min	Тур	Max	Min	Max	Units	С <sub>[</sub> (рг)
t <sub>PLH</sub>	Propagation Delay	2.7		7.5	12.0	1.0	14.2		15
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$			11.0	16.7	1.0	19.0	ns	50
		$3.3\pm 0.3$		8.5	11.0	1.0	13.4	115	15
				10.0	15.0	1.0	16.5		50
t <sub>PLH</sub>	Propagation Delay	2.7		7.0	11.5	1.0	12.3		15
t <sub>PHL</sub>	PR or CLR to $Q_n$ or $\overline{Q}_n$			10.1	14.3	1.0	16.5	ns	50
		$3.3\pm0.3$		6.7	10.2	1.0	11.7	115	15
				9.7	13.5	1.0	15.0		50
t <sub>W</sub>	Pulse Width	2.7	5.0			5.0		ns	
	(CP or CLR or PR)	$3.3\pm0.3$	5.0			5.0		115	
t <sub>S</sub>	Setup Time	2.7	5.5			5.5		ns	
	(J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub> )	$3.3\pm0.3$	5.0			5.0		113	
t <sub>H</sub>	Hold Time	2.7	1.0			1.0		ns	
	(J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub> )	$3.3\pm0.3$	1.0			1.0		115	
t <sub>REC</sub>	Recovery Time	2.7	6.5			6.5		ns	
	(CLR or PR to CP)	$3.3\pm0.3$	6.0			6.0		115	
f <sub>MAX</sub>	Maximum Clock	2.7	90	140		85			15
	Frequency		85	115		70		MHz	50
		$3.3\pm0.3$	110	150		100		1011 12	15
			90	120		80			50
t <sub>OSLH</sub> ,	Output to Output Skew	2.7			1.5		1.5	ns	50
t <sub>OSHL</sub>	(Note 3)	3.3			1.5		1.5	110	


Note 3: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSLH} = |t_{PHLm} - t_{PHLn}|$ 

## Capacitance


Symbol	Parameter		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°0	Units	
	i di dificici	Min	Тур	Max	Min	Max	Unita
CIN	Input Capacitance		4	10		10	pF
C <sub>PD</sub>	Power Dissipation		18				pF
	Capacitance (Note 4)						

Note 4: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:  $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{2 \, (\text{per F/F})}$ 



74LVX112



www.fairchildsemi.com



www.fairchildsemi.com